Verilogparser

<div align="center"> <pre> __ __ ___ _ __ (_)| | ___ __ _ _ __ __ _ _ __ ___ ___ _ __ \ \ / / / _ \| '__|| || | / _ \ / _` || '_ \ / _` || '__|/ __| / _ \| '__| \ V / | __/| | | || || (_) || (_| || |_) || (_| || | \__ \| __/| | \_/ \___||_| |_||_| \___/ \__, || .__/ \__,_||_| |___/ \___||_| |___/ |_| </pre> <a class="badge-align" href="https://www.codacy.com/app/sepand-haghighi/verilogparser?utm_source=github.com&amp;utm_medium=referral&amp;utm_content=sepandhaghighi/verilogparser&amp;utm_campaign=Badge_Grade"><img src="https://api.codacy.com/project/badge/Grade/52062ba9283845cb98a62f34ba92bdc6"/></a> <a href="https://travis-ci.org/sepandhaghighi/verilogparser"><img src="https://travis-ci.org/sepandhaghighi/verilogparser.svg?branch=master"></a> <a href="https://www.python.org/"><img src="https://img.shields.io/badge/built%20with-Python3-green.svg" alt="built with Python3" /></a> <a href="https://codecov.io/gh/sepandhaghighi/verilogparser"> <img src="https://codecov.io/gh/sepandhaghighi/verilogparser/branch/master/graph/badge.svg" alt="Codecov" /> </a> <a href="https://badge.fury.io/py/verilogparser"><img src="https://badge.fury.io/py/verilogparser.svg" alt="PyPI version" height="18"></a> </div>

---

Overview

Simple verilog parser and simulator in python

<div align="center"> <img src="otherfiles/flow.jpg"> <p>Application FlowChart</p> </div>

Installation

Source Code

• Download Version 0.23 or Latest Source
• Run pip install -r requirements.txt or pip3 install -r requirements.txt (Need root access)
• python3 setup.py install or python setup.py install (Need root access)

PyPI

• Check Python Packaging User Guide
• pip install verilogparser or pip3 install verilogparser (Need root access)

Usage

CLI

• Test All Cases : python -m verilogparser file.v all
• Test Random Cases : python -m verilogparser file.v random test_number(*optional)
• Manually Test : python -m verilogparser file.v input input_vector
• Module Detail : python -m verilogparser file.v detail
• Deductive Simulation : python -m verilogparser file.v input 1,1 deductive or python -m verilogparser file.v all deductive
• Delay Simulation : python -m verilogparser file.v input 1,1 time slot

Outputs

• Delay analysis in filename_time.csv
• Deductive simulation in filename.ds
• Logic analysis in filename.csv and filename.log

<div align="center"> <a href="https://asciinema.org/a/JldWPCLkemWNpWSy7QgDxQKSK" target="_blank"><img src="https://asciinema.org/a/JldWPCLkemWNpWSy7QgDxQKSK.png" /></a> <p>Screen Record</p> </div>

Issues & Bug Reports

Just fill an issue and describe it. I'll check it ASAP! or send an email to sepand@qpage.ir.

Contribution

You can fork the repository, improve or fix some part of it and then send the pull requests back if you want to see them here. I really appreciate that. ❤️

Remember to write a few tests for your code before sending pull requests.

License

<a href="https://github.com/sepandhaghighi/verilogparser/blob/master/LICENSE"><img src="https://img.shields.io/github/license/mashape/apistatus.svg"/></a>

Donate to our project

<h3>Bitcoin :</h3>

1XGr9qbZjBpUQJJSB6WtgBQbDTgrhPLPA

<h3>Payping (For Iranian citizens) :</h3>

<a href="http://www.payping.net/sepandhaghighi" target="__blank"><img src="http://www.qpage.ir/images/payping.png" height=100px width=100px></a>