Dpll
A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment.
Install / Use
/learn @jsloan256/DpllREADME
DPLL
A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment.
DUT: DPLL Design Description
Figure 5 from SDLA005B (page 4)
I originally implemented this DPLL when I needed to lock onto a very slow (kHz range) reference signal and run some logic at phase-locked, faster clock. As implemented here, the input sync signal (clk_fin) is running at 390.625 kHz and the main output clock is clk8x_fout (3.125 MHz). Since the MMCM and PLL's inside Xilinx FPGAs usually require input clocks faster than one or more tens of MHz, a custom logic design was needed.
I've been working to improve my testbench writing skills lately, so I decided to resurrect this old design. Since I couldn't remember the lock ranges that I was able to achieve years ago, I decided to use a modern testbench environment to characterize the design.
Testbench
graph LR;
generator -- mailbox --> driver
monitor -- mailbox --> scoreboard
driver -- mailbox --> monitor
scoreboard -- event --> generator
driver --> DUT
DUT --> monitor
The testbench waits 490 clocks for the dpll output to settle, captures 10 clk_fout cycles, and calculates the average clk_fout frequency. It also calculates the phase difference between fout and fin. Using a constraint on fin's frequency, I increased the error range until I saw a few mismatches using short runs and settled on a test range of +/- 200 Hz (5.12 ppm).
Short Test Run to Set Frequency Constraint
[DRV] RESET DONE
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390809 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390809 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2559
[MON] 2429, 131
[MON] fin: 390809 Hz fout: 390930 Hz 18 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390809 Hz fout: 390930 Hz 18 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MISMATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390678 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390678 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2560
[MON] 10, 2550
[MON] fin: 390678 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390678 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390603 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390603 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2560
[MON] 10, 2550
[MON] fin: 390603 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390603 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390530 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390530 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2561
[MON] 10, 2550
[MON] fin: 390530 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390530 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390798 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390798 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2559
[MON] 2429, 131
[MON] fin: 390798 Hz fout: 390930 Hz 18 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390798 Hz fout: 390930 Hz 18 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MISMATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390594 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390594 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2560
[MON] 10, 2550
[MON] fin: 390594 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390594 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390470 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390470 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2561
[MON] 10, 2550
[MON] fin: 390470 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390470 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390526 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390526 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2561
[MON] 10, 2550
[MON] fin: 390526 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390526 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390446 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390446 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2561
[MON] 10, 2550
[MON] fin: 390446 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390446 Hz fout: 390625 Hz -1 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MATCHED
-----------------------------------------------------------------------------------------------------
[GEN] fin: 390794 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin: 390794 Hz fout: 0 Hz 0 degrees (from fin) fout8x: 0 Hz
[DRV] fin_period: 2559
[MON] 2429, 131
[MON] fin: 390794 Hz fout: 390930 Hz 18 degrees (from fin) fout8x: 0 Hz
[SCO] fin: 390794 Hz fout: 390930 Hz 18 degrees (from fin) fout8x: 0 Hz
[SCO] DATA MISMATCHED
After setting fin frequency constraint, I ran longer and longer runs to gather better lock statistics using sco_summary.py to parse the scoreboard logfile scolog.csv.
10 runs
$python3 sco_summary.py
Over 10 runs, successfully locked on to frequencies from 390446 to 390678
which is 390.625 kHz -4.5824pmm +1.3568ppm
100 runs
$python3 sco_summary.py
Over 100 runs, successfully locked on to frequencies from 390427 to 390696
which is 390.625 kHz -5.0688pmm +1.8175999999999999ppm
1000 runs
$python3 sco_summary.py
Over 1000 runs, successfully locked on to frequencies from 390425 to 390701
which is 390.625 kHz -5.12pmm +1.9456ppm
Watching the longer run I noticed that fout8x is at the correct frequency even when fout is not. I suspect that there's room for improvement in either the calculation of the frequencies or a better criteria for matching/mismatching. It's also interesting that the negative ppm settles to the same value as my constraint. Likely the actual lock range is a bit bigger.
Running the simulation
I run this simulation Vivado 2022.1 using my xilinx-docker container. Run scripts are included (run.tcl and run.sh).
Run.sh usage
./run.sh dpll dpll_tb -gui
Omit -gui to only see the simulation console results.
Related Skills
clearshot
Structured screenshot analysis for UI implementation and critique. Analyzes every UI screenshot with a 5×5 spatial grid, full element inventory, and design system extraction — facts and taste together, every time. Escalates to full implementation blueprint when building. Trigger on any digital interface image file (png, jpg, gif, webp — websites, apps, dashboards, mockups, wireframes) or commands like 'analyse this screenshot,' 'rebuild this,' 'match this design,' 'clone this.' Skip for non-UI images (photos, memes, charts) unless the user explicitly wants to build a UI from them. Does NOT trigger on HTML source code, CSS, SVGs, or any code pasted as text.
openpencil
2.0kThe world's first open-source AI-native vector design tool and the first to feature concurrent Agent Teams. Design-as-Code. Turn prompts into UI directly on the live canvas. A modern alternative to Pencil.
HappyColorBlend
HappyColorBlendVibe Project Guidelines Project Overview HappyColorBlendVibe is a Figma plugin for color palette generation with advanced tint/shade blending capabilities. It allows designers to
Flyaro-waffle-app
Waffle Delight - Full Stack MERN Application Rules & Documentation Project Overview A comprehensive waffle delivery application built with MERN stack featuring premium UI/UX, admin management, a
